AMENDMENT AND RESPONSE UNDER 37 C.F.R. § 1.111

Serial Number: 09/492,265

Filing Date: January 27, 2000
Title: MEMORY STRUCTURE FOR RESOLVING ADDRESSES IN A PACKET-BASED NETWORK SWITCH

Dkt: 0063-022004/BU1279

## AMENDMENTS TO THE SPECIFICATION

Please replace the paragraph on page 5, lines 21-31 of the application as originally filed with the following amended paragraph.

In one embodiment of the invention, ARL Table 5 may be used without a shared memory structure. In this case, it is desirable for the table to be configured as an one-way associative, i.e., direct mapped, memory. In embodiments of the invention in which the ARL Table 5 is shared with Table 4, Table, 6, or both, as well as with pool memory 8, it may be desirable to use another type of memory structure, including, without limitation, an n-way associative memory, a hash table, binary searching structure, and a sequential searching structure. One skilled in the art could readily select the appropriate [[a]] search technique for a given structure.

Please replace the paragraph on page 6, lines 20-29 of the application as originally filed with the following amended paragraph.

By using a preselected portion of the packet destination address as an index into ARL Table 5, [[a]] an address match can be resolved quickly, and the packet passed to the appropriate port for transmission. This destination address key direct-mapped address search enables multiport packet-based switch 1 to be operable, for example, at wire speed in full-duplex, nonblocked, 100Base-TX operations. One skilled in the art would realize that the contemplated invention can be practiced in environments other than 100Base-T environments and at wire speeds in excess of 100 Mb/s.

Please replace the paragraph on page I, lines 1-14 of the application as originally filed with the following amended paragraph.

FIG. 4 illustrates one embodiment of the direct-mapped address table indexing using, for example, a 13-bit key derived from the 48-bit MAC address value, i.e., the Ethernet frame destination address field 21. As previously described, the least significant bit 23 of address value 21 is mapped to the least significant bit 24 of key 22. In this example, the address table entries, therefore, are offset in the address space from the index by [[F0<sub>h</sub>]] an offset 29, which is, therefore, included in the key 22. The most significant bit location 25 can obtain its value 26

KG